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Abstract—This letter presents an integrated Doherty power
amplifier in 0.25m GaN on SiC process. Designed for 15GHz
point-to-point radios, the power amplifier exhibits an output
power of 360.5 dBm between 13.7 and 15.3GHz, while at
14.6GHz it shows a 6 dB output back-off efficiency higher than
28%. Modulated signal measurements applying digital predistor-
tion demonstrate the compatibility of the amplifier with point-to-
point radio requirements. To the best of the authors’ knowledge,
this power amplifier has the highest back-off efficiency for the
15GHz band, and is the first GaN Doherty in Ku-band.
Index Terms—Doherty, gallium nitride, MMIC.
I. INTRODUCTION
INCREASING the power amplifier (PA) efficiency is crucialin high capacity microwave radios, where the thermal
issues are critical due to the compact radio module configura-
tion. The adoption of high peak-to-average power ratio (PAPR)
modulated signals forces the PA to operate at large output
back-off (OBO) to maintain an acceptable linearity, limiting
the efficiency of the PAs commonly adopted for microwave
radios well below 10% and 20% for GaAs and GaN-based
examples, respectively. This letter presents the first example
of design, for the 15GHz point-to-point radio band, of a
Microwave Monolithic Integrated Circuit (MMIC) Doherty PA
(DPA) [5] based on 0.25m GaN HEMTs. This technology
has already been exploited for state-of-the-art DPAs up to C-
Band, while has never been tested at 15GHz for the design
of an advanced PA. Table I compares the proposed MMIC
with similar DPAs in terms of frequency band, maximum
output power, and drain efficiency at saturation and 6 dB OBO.
The DPA of [2], thanks also to the use of a more advanced
technology (0.15m GaN) and of distributed networks and
a large area, shows similar performance at higher frequency.
On the other hand, it can be observed that the proposed DPA
compares well with the reported examples, despite the use of
a technology at the limit of its capabilities.
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TABLE I
COMPARISON WITH SIMILAR MMIC DPAS.
Ref. Tech. Freq. POUT Gain SAT OBO Area
(GHz) (W) (dB) (%) (%) (mm2)
[1] GaAs 17 0.3 8 44 30 n.a.
[2] GaN 21-24 4 17 43 26 6.8
[3] GaAs 23-25 1.2 12.5 38 20 4.29
[4] GaN 10 4 9.2 57 48 8.74
This GaN 14.6 4 7 40 28 4.96
II. DESIGN
The designed DPA is based on the United Monolithic
Semiconductor (UMS) 0.25m GaN HEMT process (SiC
substrate and 2 metal layers), characterized by a power density
of 4W/mm at the foundry suggested drain bias voltage of
25V. Given the target output power of 4W, and considering
reasonable margins, the selected total periphery is of 1.2mm.
An even DPA configuration has been adopted, with same
device for carrier and peak stages. According to the foundry
recommendations on maximum gate width and number of
fingers, the 8x75m device has been chosen. At 15GHz,
the power gain on the optimum power load is around 11 dB,
meaning an ideal DPA gain of around 8 dB. Accounting for
the additional losses, it is clear that the design constraints
are rather close to the limits of this technology. Fig. 1 shows
the circuit schematic of the MMIC. Given the small area
available, no driver stage has been included in the MMIC.
The limited area also forced to use semi-lumped matching
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Fig. 1. Schematic of the integrated 15GHz DPA. Lengths and widths in m.
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Fig. 2. Adopted topology of the DPA output combiner.
networks, with higher losses and sensitivity with respect to a
distributed approach employed for example in [2], [4]. An op-
timum intrinsic load of 80
, estimated with simple load-line
considerations and refined through large signal simulations,
has been chosen. In a DPA optimized for first efficiency peak
at 6 dB OBO, the common node load results of 40
, then
transformed to the external 50
 load by the output matching
network. The carrier output matching network absorbs the
device reactive effects and synthesizes an impedance inverter
with characteristic impedance of 80
. The peak output match-
ing compensates for the reactive effects only, since it results
loaded with an equivalent 80
 load at saturation. The output
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Fig. 3. Simulated loads at the intrinsic plane. Left: vs. output power; carrier
(solid line), peak (dashed line). Right: vs. frequency, for carrier device.
combiner uses a semi-lumped topology, see details in Fig. 2.
Small capacitances, resulting critical from a sensitivity point
of view, are realized by a pair of series capacitors. Fig. 3
(left) shows the simulated intrinsic drain impedance ZD;int
vs. output power at 15GHz for the carrier and peak devices,
respectively, demonstrating the correct load modulation. Fig. 3
(right) shows the carrier device ZD;int vs. frequency at back-
off and at saturation, on a Smith Chart normalized to Ropt,
suggesting a rather good frequency behaviour of the network.
A Lange 3-dB coupler has been used as input splitter. Sim-
ulations with Keysight Momentum, used for its optimization,
show good amplitude (0:35 dB) and phase (2) balance at
the output ports. Lange couplers guarantee good Input Return
Loss (IRL) when the output ports are loaded with similar
terminations: thus, in order to provide matching at higher
power, where the two devices show similar gate impedance,
same input networks for carrier and peak have been adopted.
On the other hand, in low power conditions, the different
bias point of peak and carrier will lead to a worse IRL.
Broadband stabilization, empirically assessed through linear
loop simulations, has been enforced through gate resistors.
Fig. 4 shows the simulated CW behaviour vs. frequency of
the DPA in terms of output power and drain efficiency at 3 dB
gain compression, 6 dB OBO drain efficiency, small signal
gain, together with IRL at three different drive levels.
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Fig. 4. CW simulations of the DPA vs. frequency. Measurements in Fig. 7.
III. EXPERIMENTAL CHARACTERIZATION
The fabricated MMIC DPA (Fig. 5) has been characterized
on-wafer in small- large- and under modulated signal. DC
bias has been provided with a DC-probe, with external surface
mount by-pass capacitors to enhance low frequency stability
and isolation. The bias point has been set to VDD =25V,
with a carrier current IDD =40mA, and peak stage biased
at VGP =-4.8V. No oscillation issues have been experienced,
both at small and large input drive. Fig. 6 reports a compar-
Fig. 5. Microscope picture of the fabricated MMIC. Size is 3.1x1.6mm2.
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Fig. 6. Scattering parameters vs. frequency. Simulated: S11, grey dashed line;
S21, solid black line. Measured: S11, grey circles; S21, black squares. Right:
Monte Carlo results ( standard deviation) on S21: grey area.
ison between measured and simulated scattering parameters.
The agreement, generally satisfactory in the 5-25GHz band,
is good in the operative band around 15GHz, apart for a
shift of 400MHz toward lower frequency of S21. The S11
results, in band, are a few dB worse than simulated, but still
acceptable, also considering that the design was optimized
to ensure good matching in large signal operation. Monte
3Carlo simulations considering the foundry statistical distri-
bution of passive elements have been carried-out, and the
results on S21 are reported in Fig. 6. The S21 shift must be
partly ascribed to process deviations on passive structures,
and partly to active device deviations and EM simulation
inaccuracies. Single tone CW measurements have been carried
out on the 13.7–15.3GHz band, i.e., where the PA shows
a gain higher than 5 dB. Fig. 7 shows the CW measured
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Fig. 7. CW measured results vs. frequency.
results vs. frequency. An output power of 360:5 dBm at
3 dB gain compression is achieved on the full bandwidth,
with a corresponding drain efficiency higher than 29%. The
6 dB output back-off efficiency is higher than 16% on the full
bandwidth, with the best result at 14.6GHz, where it stands
above 28%. With respect to the simulated results shown in
Fig. 4, a lower drain efficiency is generally achieved. This
deviation is partly due to the foundry device model that, to
our knowledge, has not been completely tested in class C
at this frequency. In fact, to obtain a satisfactory flat gain
vs. drive response, the peak bias point has been properly re-
tuned, thus reducing efficiency and maximum output power.
Regarding the Input Return Loss (IRL), as expected from
the previously drawn considerations on the input matching
network design, it improves for increasing power drive. Fig. 8
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Fig. 8. CW characterization. Drain efficiency (left) and gain (right) vs. output
power at 14.6GHz.
reports the CW power sweep at 14.6GHz, showing the gain
and drain efficiency trends vs. output power. A reasonably flat
gain vs. drive behaviour can be observed.
To test the linearizability of the DPA, system level char-
acterization has been performed [3]. Adopting a microwave
arbitrary waveform generator (ESG4433B of Keysight), a
typical point-to-point 256-Quadrature Amplitude Modulated
signal, with 28MHz channel bandwidth and PAPR of 7.4 dB
is applied to the DPA. The DPA output signal is collected
with a vector signal analyzer (MXA9020A of Keysight),
and elaborated to evaluate the spectrum and to extract the
predistortion model. The predistorted signal is then fed into
the generator, and the output collected to verify the compliance
with the system linearity specifications. Fig. 9 compares the
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Fig. 9. Measured spectrum vs. frequency with modulated signal (256-QAM,
28MHz channel) at average power of 29 dBm. Grey trace: without DPD;
black trace: with DPD; dashed line: ETSI mask.
PA output spectra with and without predistortion, for center
frequency of 14.6GHz and average output power of 29 dBm.
Applying a simple memory polynomial predistortion of the
6th odd order with 2 memory taps [6], the adjacent channel
power can be reduced, and the mask compliance (reference
mask for a 6LA system [7]) achieved with an average drain
efficiency of 28%. This suggests that the adoption of GaN
0.25m technology is compatible with advanced PA design
in Ku-band, and that the proposed MMIC design could be
applied to product development.
IV. CONCLUSIONS
Design and characterization of a Ku-band MMIC DPA
amplifier have been presented, showing an output power of
around 4W and 6 dB back-off efficiency of 28%. Modulated
signal measurements show that the device is compatible with
linearity requirements after applying a simple predistortion.
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